

A					B					C					D																																																																																																																																																																																																		
TStik.72.NB – REVISIONS															1																																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>SCH REV</th> <th>PCB REV</th> <th>DATE</th> <th>BY</th> <th>DESCRIPTION</th> <th>PCB REV</th> <th>DATE</th> <th>BY</th> <th colspan="7"></th> </tr> </thead> <tbody> <tr> <td>0.0</td> <td></td> <td>02 NOV 20</td> <td>wsk</td> <td>START (From TStik.72 Rev 0.30)</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.0</td> <td>1.0</td> <td>02 DEC 24</td> <td>wsk</td> <td>PROTOTYPE LAYOUT COMPLETE</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.10</td> <td>1.10</td> <td>03 APR 17</td> <td>wsk</td> <td>Sheet 2: Corrected TABLE 3; Sheet 3: Changed U23 supply voltage; Sheet 4: Added RP4C and JP2; Sheet 5: Added RP5; Sheet 6: Changed LED2, LED4, LED6 to green; Changed LED3, LED5, LED7 to yellow; Sheet 7: Changed RX4/TX4 connections to M1; Sheet 8: Changed U9 &amp; U10 supply voltage; Sheet 10: Added Q5; restructured the RESET circuitry;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.20</td> <td>1.20</td> <td>03 JUL 08</td> <td>wsk</td> <td>Sheet 6: Disconnected U8 pin 4 from RSTOUT(L) and connected U8 pin 4 to +3.3VDC; Sheet 10: Removed RSTOUT(L) connection to Sheet 6;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.21</td> <td>1.20</td> <td>04 MAR 10</td> <td>wsk</td> <td>Sheet 2: Clarifications to TABLE 2 and TABLE 3;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.30</td> <td>1.30</td> <td>04 MAR 15</td> <td>wsk</td> <td>Sheet 3: Renamed nets: MISO to CFG_MISO, net at U1 pin 54 (P6.2) to MISO; Sheet 4: Renamed net: MISO to CFG_MISO;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>1.31</td> <td>1.30</td> <td>04 MAR 24</td> <td>wsk</td> <td>Sheet 2: Corrected Timing Diagram annotation;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>2.00</td> <td>2.00</td> <td>04 AUG 25</td> <td>wsk</td> <td>Sheet 2: Modified Tables 2 &amp; 3; Sheet 3: Changed X1 to 15MHz; Sheet 4: Added signal EN2480 and XRX1; Deleted nets CE0(L), CE1(L), SRAM_CE0(L), SRAM_CE1(L), RX0, SIN0; Sheet 5: Added Q6,Q7 and +5VDC; Sheet 7: Added RP5C,RP5D, EN2480, P1.3/TX1, XRX1, SDA, SCL; Sheet 10: Added JP3;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>2.01</td> <td>2.00</td> <td>04 DEC 08</td> <td>wsk</td> <td>Sheet 2: Modified Table 3;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>2.10</td> <td>2.10</td> <td>05 JAN 17</td> <td>wsk</td> <td>Sheet 5: Connected Q6/Q7 gates to RST_CS(L); Sheet 10: Added RST_CS(L); PCB: Connected Simm72 pins 68-69 together on top layer;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>2.20</td> <td>2.10</td> <td>06 JAN 27</td> <td>wsk</td> <td>Sheet 10: Changed U15 to MIC5247-YM5;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> <tr> <td>2.30</td> <td>2.20</td> <td>06 JUN 08</td> <td>wsk</td> <td>Sheet 5: Changed U5 to S29AL032D;</td> <td></td> <td></td> <td></td> <td colspan="7"></td> </tr> </tbody> </table>															SCH REV	PCB REV	DATE	BY	DESCRIPTION	PCB REV	DATE	BY								0.0		02 NOV 20	wsk	START (From TStik.72 Rev 0.30)											1.0	1.0	02 DEC 24	wsk	PROTOTYPE LAYOUT COMPLETE											1.10	1.10	03 APR 17	wsk	Sheet 2: Corrected TABLE 3; Sheet 3: Changed U23 supply voltage; Sheet 4: Added RP4C and JP2; Sheet 5: Added RP5; Sheet 6: Changed LED2, LED4, LED6 to green; Changed LED3, LED5, LED7 to yellow; Sheet 7: Changed RX4/TX4 connections to M1; Sheet 8: Changed U9 & U10 supply voltage; Sheet 10: Added Q5; restructured the RESET circuitry;											1.20	1.20	03 JUL 08	wsk	Sheet 6: Disconnected U8 pin 4 from RSTOUT(L) and connected U8 pin 4 to +3.3VDC; Sheet 10: Removed RSTOUT(L) connection to Sheet 6;											1.21	1.20	04 MAR 10	wsk	Sheet 2: Clarifications to TABLE 2 and TABLE 3;											1.30	1.30	04 MAR 15	wsk	Sheet 3: Renamed nets: MISO to CFG_MISO, net at U1 pin 54 (P6.2) to MISO; Sheet 4: Renamed net: MISO to CFG_MISO;											1.31	1.30	04 MAR 24	wsk	Sheet 2: Corrected Timing Diagram annotation;											2.00	2.00	04 AUG 25	wsk	Sheet 2: Modified Tables 2 & 3; Sheet 3: Changed X1 to 15MHz; Sheet 4: Added signal EN2480 and XRX1; Deleted nets CE0(L), CE1(L), SRAM_CE0(L), SRAM_CE1(L), RX0, SIN0; Sheet 5: Added Q6,Q7 and +5VDC; Sheet 7: Added RP5C,RP5D, EN2480, P1.3/TX1, XRX1, SDA, SCL; Sheet 10: Added JP3;											2.01	2.00	04 DEC 08	wsk	Sheet 2: Modified Table 3;											2.10	2.10	05 JAN 17	wsk	Sheet 5: Connected Q6/Q7 gates to RST_CS(L); Sheet 10: Added RST_CS(L); PCB: Connected Simm72 pins 68-69 together on top layer;											2.20	2.10	06 JAN 27	wsk	Sheet 10: Changed U15 to MIC5247-YM5;											2.30	2.20	06 JUN 08	wsk	Sheet 5: Changed U5 to S29AL032D;										
SCH REV	PCB REV	DATE	BY	DESCRIPTION	PCB REV	DATE	BY																																																																																																																																																																																																										
0.0		02 NOV 20	wsk	START (From TStik.72 Rev 0.30)																																																																																																																																																																																																													
1.0	1.0	02 DEC 24	wsk	PROTOTYPE LAYOUT COMPLETE																																																																																																																																																																																																													
1.10	1.10	03 APR 17	wsk	Sheet 2: Corrected TABLE 3; Sheet 3: Changed U23 supply voltage; Sheet 4: Added RP4C and JP2; Sheet 5: Added RP5; Sheet 6: Changed LED2, LED4, LED6 to green; Changed LED3, LED5, LED7 to yellow; Sheet 7: Changed RX4/TX4 connections to M1; Sheet 8: Changed U9 & U10 supply voltage; Sheet 10: Added Q5; restructured the RESET circuitry;																																																																																																																																																																																																													
1.20	1.20	03 JUL 08	wsk	Sheet 6: Disconnected U8 pin 4 from RSTOUT(L) and connected U8 pin 4 to +3.3VDC; Sheet 10: Removed RSTOUT(L) connection to Sheet 6;																																																																																																																																																																																																													
1.21	1.20	04 MAR 10	wsk	Sheet 2: Clarifications to TABLE 2 and TABLE 3;																																																																																																																																																																																																													
1.30	1.30	04 MAR 15	wsk	Sheet 3: Renamed nets: MISO to CFG_MISO, net at U1 pin 54 (P6.2) to MISO; Sheet 4: Renamed net: MISO to CFG_MISO;																																																																																																																																																																																																													
1.31	1.30	04 MAR 24	wsk	Sheet 2: Corrected Timing Diagram annotation;																																																																																																																																																																																																													
2.00	2.00	04 AUG 25	wsk	Sheet 2: Modified Tables 2 & 3; Sheet 3: Changed X1 to 15MHz; Sheet 4: Added signal EN2480 and XRX1; Deleted nets CE0(L), CE1(L), SRAM_CE0(L), SRAM_CE1(L), RX0, SIN0; Sheet 5: Added Q6,Q7 and +5VDC; Sheet 7: Added RP5C,RP5D, EN2480, P1.3/TX1, XRX1, SDA, SCL; Sheet 10: Added JP3;																																																																																																																																																																																																													
2.01	2.00	04 DEC 08	wsk	Sheet 2: Modified Table 3;																																																																																																																																																																																																													
2.10	2.10	05 JAN 17	wsk	Sheet 5: Connected Q6/Q7 gates to RST_CS(L); Sheet 10: Added RST_CS(L); PCB: Connected Simm72 pins 68-69 together on top layer;																																																																																																																																																																																																													
2.20	2.10	06 JAN 27	wsk	Sheet 10: Changed U15 to MIC5247-YM5;																																																																																																																																																																																																													
2.30	2.20	06 JUN 08	wsk	Sheet 5: Changed U5 to S29AL032D;																																																																																																																																																																																																													
3															3																																																																																																																																																																																																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2">TABLE OF CONTENTS</th> <th colspan="13">TO DO:</th> </tr> <tr> <th>SHEET</th> <th>TITLE</th> <th colspan="13"></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>REVISIONS</td> <td colspan="13"></td> </tr> <tr> <td>2</td> <td>NOTES</td> <td colspan="13"></td> </tr> <tr> <td>3</td> <td>MCU: EXTERNAL BUS INTERFACE</td> <td colspan="13"></td> </tr> <tr> <td>4</td> <td>GLUE</td> <td colspan="13"></td> </tr> <tr> <td>5</td> <td>MEMORY</td> <td colspan="13"></td> </tr> <tr> <td>6</td> <td>ETHERNET INTERFACE</td> <td colspan="13"></td> </tr> <tr> <td>7</td> <td>Simm72 INTERFACE</td> <td colspan="13"></td> </tr> <tr> <td>8</td> <td>SERIAL I/O</td> <td colspan="13"></td> </tr> <tr> <td>9</td> <td>1-WIRE I/O</td> <td colspan="13"></td> </tr> <tr> <td>10</td> <td>POWER</td> <td colspan="13"></td> </tr> </tbody> </table>															TABLE OF CONTENTS		TO DO:													SHEET	TITLE														1	REVISIONS														2	NOTES														3	MCU: EXTERNAL BUS INTERFACE														4	GLUE														5	MEMORY														6	ETHERNET INTERFACE														7	Simm72 INTERFACE														8	SERIAL I/O														9	1-WIRE I/O														10	POWER																												
TABLE OF CONTENTS		TO DO:																																																																																																																																																																																																															
SHEET	TITLE																																																																																																																																																																																																																
1	REVISIONS																																																																																																																																																																																																																
2	NOTES																																																																																																																																																																																																																
3	MCU: EXTERNAL BUS INTERFACE																																																																																																																																																																																																																
4	GLUE																																																																																																																																																																																																																
5	MEMORY																																																																																																																																																																																																																
6	ETHERNET INTERFACE																																																																																																																																																																																																																
7	Simm72 INTERFACE																																																																																																																																																																																																																
8	SERIAL I/O																																																																																																																																																																																																																
9	1-WIRE I/O																																																																																																																																																																																																																
10	POWER																																																																																																																																																																																																																
4															4																																																																																																																																																																																																		
<p style="text-align: right;">Systronix Inc Proprietary Information. This document contains financial, business, scientific, technical, economic or engineering information subject to USC § 1831-1839, Protection of Trade Secrets. Disclosure to others, use, or copying, without the express written authorization of Systronix Inc is strictly prohibited. Violation may result in criminal prosecution under 18 USC § 1831-1839 or 18 USC 1905. Copyright 2002-2004, Systronix Inc. Unpublished Work. All rights reserved.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="3" style="text-align: center;"><b>SYSTRONIX</b></td> </tr> <tr> <td colspan="3" style="text-align: center;">555 SOUTH 300 EAST SALT LAKE CITY, UT, USA 84111 TEL: +1-801-534-1017 FAX: -1019 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM</td> </tr> <tr> <td colspan="2">Title</td> <td>Tstik.72.NB REVISIONS</td> </tr> <tr> <td>Size</td> <td>Number</td> <td>Rev</td> </tr> <tr> <td>B</td> <td></td> <td>2.00</td> </tr> <tr> <td colspan="2">Date Mon Sep 25, 2006</td> <td>Drawn by wsk</td> </tr> <tr> <td colspan="2">Filename Tstik_72_NB_230.sch</td> <td>Sheet 1 of 10</td> </tr> </table>															<b>SYSTRONIX</b>			555 SOUTH 300 EAST SALT LAKE CITY, UT, USA 84111 TEL: +1-801-534-1017 FAX: -1019 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM			Title		Tstik.72.NB REVISIONS	Size	Number	Rev	B		2.00	Date Mon Sep 25, 2006		Drawn by wsk	Filename Tstik_72_NB_230.sch		Sheet 1 of 10																																																																																																																																																																														
<b>SYSTRONIX</b>																																																																																																																																																																																																																	
555 SOUTH 300 EAST SALT LAKE CITY, UT, USA 84111 TEL: +1-801-534-1017 FAX: -1019 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM																																																																																																																																																																																																																	
Title		Tstik.72.NB REVISIONS																																																																																																																																																																																																															
Size	Number	Rev																																																																																																																																																																																																															
B		2.00																																																																																																																																																																																																															
Date Mon Sep 25, 2006		Drawn by wsk																																																																																																																																																																																																															
Filename Tstik_72_NB_230.sch		Sheet 1 of 10																																																																																																																																																																																																															

**TABLE 1 - TStik.MHH FUNCTIONS**

- 1 - SYSTEM RESET LOGIC
- 2 - SRAM NON-VOLITIZER
- 3 - SERIAL 1 I/O PATH SELECTION
- 4 - SERIAL 0 INPUT SOURCE SELECTION \*
- 5 - SIMM72 DATA BUS BUFFER CONTROL \*
- 6 - SYSTEM CONFIGURATION REGISTER (SEE TABLES 2 & 3)

\* NOT USED ON TStik.72.NB


**TABLE 2 - SYSTEM CONFIGURATION REGISTER (SCR)**

7	6	5	4	3	2	1	0
PERIPH RST	SERIAL 1	CAN/I2C	SER 0 TXD EN	ETHERNET DISABLE	NOT USED ON TStik.72.NB		


RESET VALUE == 0x70

**TABLE 3 - SYSTEM CONFIGURATION REGISTER BIT DEFINITIONS**

BIT 7:	PERIPHERAL RESET	0	DEFAULT. PERIPHERAL RESET (JSIMM PIN 18) NOT ASSERTED (LOW)
		1	PERIPHERAL RESET (JSIMM PIN 18) ASSERTED (HIGH)
BIT 6:	SERIAL 1 SELECT	0	CONNECTS SERIAL 1 TO SIMM72 PINS 14 & 15
		1	DEFAULT. CONNECTS SERIAL 1 TO 1-WIRE IF EN2480 IS HIGH OR TO PINS 14 & 15 IF EN2480 IS LOW
BIT 5:	CAN ENABLE I2C DISABLE	0	CONNECTS I2C SCK & I2C SDA (P1.0 & P1.1) TO SIMM72 PINS 10 & 11
		1	DEFAULT. CONNECTS CAN TX & CAN RX (P5.0 & P5.1) TO SIMM72 PINS 10 & 11
BIT 4:	SERIAL 0 TXD EN	0	SERIAL 0 RS-232 TRANSMITTER DISABLED
		1	DEFAULT. SERIAL 0 RS-232 TRANSMITTER ENABLED
BIT 3:	ETHERNET DISABLE	0	DEFAULT. ETHERNET TRANSCEIVER ENABLED
		1	ETHERNET TRANSCEIVER DISABLED
BIT 2-0:	NOT USED	VALUES WRITTEN MAY BE READ BUT ARE NOT USED ON TStik.72.NB	



POWER ON DEFAULT STATE SHOWN



**TABLE 4 - ETHERNET MODE SELECTION**


JP1-1 2 3	AUTO-NEGOTIATE	SPEED (Mbps)	DUPLEX
⊙ ⊙ ⊙	DISABLED *	10 *	HALF *
⊙ ⊙ ⊗			FULL
⊙ ⊗ ⊙	ENABLED	100	HALF
⊙ ⊗ ⊗			FULL
⊗ ⊙ ⊙	ENABLED	10/100	HALF
⊗ ⊙ ⊗			FULL OR HALF

\* DEFAULT MODE AS SHIPPED

Systronix Inc Proprietary Data  
Use and/or disclosure is governed by the statement on the title page of this document.

**SYSTRONIX**  
555 SOUTH 300 EAST  
SALT LAKE CITY, UT, USA 84111  
TEL: +1-801-534-1017 FAX: -1019  
WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM


Title Tstik.72.NB NOTES		
Size B	Number	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk	
Filename Tstik_72_NB_230.sch	Sheet 2 of 10	



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB MCU: EXTERNAL BUS INTERFACE	
Size B	Number
Date Mon Sep 25, 2006	Rev 2.00
Filename Tstik_72_NB_230.sch	Sheet 3 of 10


Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB GLUE LOGIC		
Size B	Number	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk	
Filename Tstik_72_NB_230.sch	Sheet 4 of 10	

Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.




(RefDes)			
21	A0	DQ0	25
20	A1	DQ1	26
19	A2	DQ2	27
18	A3	DQ3	28
17	A4	DQ4	32
16	A5	DQ5	33
15	A6	DQ6	34
14	A7	DQ7	35
8	A8		
7	A9		
36	A10		
6	A11		
5	A12		
4	A13		
3	A14		
2	A15		
1	A16	RY/BY	2
40	A17	ACC	11
13	A18		
37	A19		
38	A20		
29	A21		
22	CE	VCC	30
9	WE	VCC	31
24	OE	GND	23
10	RESET	GND	39
		(Type)	

**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB MEMORY	
Size B	Number
Rev 2.00	
Date Mon Sep 25, 2006	Drawn by wsk
Filename Tstik_72_NB_230.sch	Sheet 5 of 10


Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB ETHERNET		
Size B	Number	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk	
Filename Tstik_72_NB_230.sch	Sheet 6 of 10	


Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title		Tstik.72.NB Simm72 INTERFACE
Size	Number	Rev
B		2.00
Date	Mon Sep 25, 2006	Drawn by bab/wsk
Filename	Tstik_72_NB_230.sch	Sheet 7 of 10


Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM


Title Tstik.72.NB SERIAL I/O		Rev 2.00
Size B	Number	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk	
Filename Tstik_72_NB_230.sch	Sheet 8 of 10	

Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB 1-WIRE I/O	
Size B	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk
Filename Tstik_72_NB_230.sch	Sheet 9 of 10



**SYSTRONIX**  
 555 SOUTH 300 EAST  
 SALT LAKE CITY, UT, USA 84111  
 TEL: +1-801-534-1017 FAX: -1019  
 WWW.SYSTRONIX.COM INFO@SYSTRONIX.COM

Title Tstik.72.NB POWER & RESET		
Size B	Number	Rev 2.00
Date Mon Sep 25, 2006	Drawn by wsk	
Filename Tstik_72_NB_230.sch	Sheet 10 of 10	

Systronix Inc Proprietary Data  
 Use and/or disclosure is governed by the  
 statement on the title page of this document.